Counter/Timer

cancel
Showing results for 
Search instead for 
Did you mean: 

What is the time delay between when a gate changes state and when counting starts/stops?

We're using a PCI-6602. When we use gated counting what is the time delay between when a gate changes state and when counting starts/stops? 

0 Kudos
Message 1 of 3
(5,383 Views)

Hi SSteve,

 

In the PCI-660x user manual (here) on page 3-13 it states that the counters gate can react to signals with minimum pulse width of 5ns.  Given that information the propagation delay is probably also on the order of ns. Are you experiencing a problem with this delay?

Regards,

Mike Altmann
Product R&D
NI
0 Kudos
Message 2 of 3
(5,377 Views)

Thanks for the reply, Mike. We are getting this system designed and put together and I was asked for the gating specifications. We aren't at the point yet where we'd be experiencing problems. I'll let them know it's on the order of ns and see if that's sufficient.

0 Kudos
Message 3 of 3
(5,373 Views)