LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

Problems with Saving Data in Real-Time

Solved!
Go to solution

Hi tpendleton,

 


@tpendleton18 wrote:

I did not understand the example projects in Labview. I am a beginner in LabVIEW and am developing this VI for a school project. For our project, we need to display the data using graphs (which does display data when the code is ran). I understand the basics of LabVIEW however FPGA is a whole new world for me.


So as a beginner in LabVIEW, working for a school project, you really took the FPGA part that is mostly suited for advanced LabVIEW user with knowledge about the subtle differences of "LabVIEW for FPGA"?

 


@tpendleton18 wrote:

If there is ANY easy solution you can provide, please let me know. 


Suggestion:

Use the ScanEngine when you need to use this cRIO!

(The ScanEngine supports your rather simple AI/AO modules.)

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 11 of 15
(180 Views)

Is there a way to move the VI from FPGA to ScanEngine like you provided?

0 Kudos
Message 12 of 15
(170 Views)

Hi tpendleton,

 


@tpendleton18 wrote:

Is there a way to move the VI from FPGA to ScanEngine like you provided?


Yes.

  • Drag & drop the VI from FPGA context to cRIO context. (As shown in my image, you need to drop the VI on the "Chassis cRIO9064" item.)
  • Drag & drop the cRIO modules from FPGA context to "Realtime Scan Resources" "folder". (As shown in my image.)
  • Replace the FPGA IO nodes in the VI with ScanEngine SharedVariables by drag&drop'ing the IO items from ScanResources/Module1 into the block diagram… (As shown in my image.)

 

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 13 of 15
(166 Views)

Hello,

 

I have done what you said, however now I am not getting any input or output signal from the cRIO. The I/O module are not collecting any data somehow.

0 Kudos
Message 14 of 15
(161 Views)
Solution
Accepted by topic author tpendleton18

Hi tpendleton,

 

did you build your project and deployed it (completely) to the cRIO?

The cRIO target has "to know" that you changed your mind to use the ScanEngine instead of the FPGA…

Best regards,
GerdW


using LV2016/2019/2021 on Win10/11+cRIO, TestStand2016/2019
0 Kudos
Message 15 of 15
(151 Views)