NI FlexRIO Network

cancel
Showing results for 
Search instead for 
Did you mean: 

Transferring data from DRAM to HostDMA

I wish to transfer data from DRAM  to tne HostDMAin the following setup

LabVIEW 2009 SP1 on a laptop connected to a PXIe 1073 chassis with a
PXI-7953R FPGA and a NI 5752 FAM.

The Command FIFO is 512 commands long for PXI FlexRIO modules,with reference to the snippet below (code may be not be 100% correct but would like to know if my assumption is correct) if I continually strobe the DRAM bank#\Command_Write_Enable with the Read command (i.e. 1) and never assert the DRAM Bank #\Read_Strobe I would expect the Command_FIFO_Full to become active after more than 512 strobes and remain so as long as I do not assert the Read_Strobe.

Is this correct or is there a flaw in my assumption?

DRAMtoHostDMA.png

0 Kudos
Message 1 of 2
(5,619 Views)

Yes there is a flaw in your assumption. You don't have control over the Read Strobe. DRAM will assert the read strobe when the data it's returning is valid. You better be ready to read it when that strobe is high.

Message 2 of 2
(3,573 Views)