LabVIEW Communications System Design Suite

cancel
Showing results for 
Search instead for 
Did you mean: 

Popup error message

Dear Community,

 

I have this error message saying that "LV Comms has encountered a problem and must exit" popped up when opening certain projects. However I still can use the software as normal, just not touch the error message. Is there anyway I can get rid of this error message? Many thanks!

 

Regards

Yi Chu

 

C360_2016-02-10-13-13-25-643.jpg

0 Kudos
Message 1 of 8
(5,298 Views)

Follow up the first post, I have found the reason for the error message. In the attached project I have removed all code on the PC side and only kept code on the FPGA. In the top-lv VI FPGAPNC.gvi I put a MRD named PNC Relay fft outside the clock driven loop. Once I connect a clock constant to this node the error message pops up immediately. I have tried this on two PCs and they both got error message. Is this a bug or there is anything wrong within the code? Many thanks!

 

Regards

Yi Chu

0 Kudos
Message 2 of 8
(5,289 Views)

Hello Yi,

 

Thank you for posting your project. This does appear to be a bug with calling MRDs inside of other MRDs.

Can you try to insert the MRD Code instead of the subMRD?

Sorry for this inconvenience.

 

Regards,

Thomas C.
FlexRIO Product Support Engineer
National Instruments
0 Kudos
Message 3 of 8
(5,269 Views)

Hello Thomas,

 

Originally the code inside the branch MRDs are directly in the main MRD and there were no compilation errors given. However the compilation to run the code on FPGA has cost three days and failed at the placing stage. I have to switch to different approaches but met other problems...

 

Regards

Yi

0 Kudos
Message 4 of 8
(5,255 Views)

Hi Yi,

 

If you have other issues with the MRD, please feel free to post them here! Or, if you run into other issues in LabVIEW Communications, please create additional forum posts so we can help you. 

 

BeenCoughin

0 Kudos
Message 5 of 8
(5,223 Views)

Hello Yi,

 

I am sorry that your compile failed after 3 days. The Compilation Times for FPGAs are usually very long and dependent on the size and intricacy of the design.

 

Can you please post the other problems that you are facing in another thread. I would love to look through them and is if I can help resolve them.

 

Regards,

 

Thomas C.
FlexRIO Product Support Engineer
National Instruments
0 Kudos
Message 6 of 8
(5,199 Views)

Hello Thomas,

 

I have contacted through service requests and they have solved this bug, thanks very much for the help anyway!

 

Regards

Yi

0 Kudos
Message 7 of 8
(5,134 Views)

Hello Yi,

 

I am glad you were able to resolve your issue.

 

Regards,

Thomas C.
FlexRIO Product Support Engineer
National Instruments
0 Kudos
Message 8 of 8
(5,126 Views)