It would be good if it was possible to wait until several IRQs has been set in the FPGA, not only one out of an array.
So with an extra input And IRQ Nbrs to the Wait on IRQ node the user can select either Or (as it is today) or And.
You must be a registered user to add a comment. If you've already registered, sign in. Otherwise, register and sign in.