LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA Compile Error: Timing Violation Dialog

I just taught the LabVIEW FPGA course using LV 2010 and came across a problem with the Investigate Timing Errors dialog.

 

None of the items in the list were named properly and clicking on them did not locate the items on the block diagram of the code.

 

They were all named "block diagram object" (not sure if that was it exactly - forgot to write it down).

 

I am wondering if this is a LV FPGA 2010 bug?

 

I did report this on the instructors community as well.

Ryan Vallieu CLA, CLED
Senior Systems Analyst II
NASA Ames Research Center
0 Kudos
Message 1 of 11
(4,970 Views)

This was reported to R&D (# 248621).  It looks to be related to upgrading from 2009 and having the sequence structure in place.  I have only been able to reproduce it sometimes and not directly in 2010.  Thank you for the feedback!

Donovan
Message 2 of 11
(4,969 Views)

Are you saying that opening existing LV 2009 FPGA code with a sequence structure in place is opened in LV 2010 may be the cause of the problem?

 

 

Ryan Vallieu CLA, CLED
Senior Systems Analyst II
NASA Ames Research Center
0 Kudos
Message 3 of 11
(4,954 Views)

I believe the code was originally written in 2009 and then upgraded.  The fact that the critical path that is to be highlighted is inside of a sequence structure AND that the code was upgraded from 2009 before being saved in 2010 looks to be the cause.  If I recreate the VI in 2010 without upgrading, I do not see this behavior.

Donovan
0 Kudos
Message 4 of 11
(4,949 Views)

I will keep this in mind for the class the next time I teach it.

 

Did you try copy paste replication into a new 2010 VI and saving and compiling or starting from scratch?

Ryan Vallieu CLA, CLED
Senior Systems Analyst II
NASA Ames Research Center
0 Kudos
Message 5 of 11
(4,945 Views)

I didn't try copy/paste, I just redid it from scratch.

Donovan
0 Kudos
Message 6 of 11
(4,941 Views)

Hi ,Can you give me a chance of being becoming your friend or commnicate with you about Labview softmotin for solidworks or motion control ,I am a student in china ,persuning a master degree in Zhejiang Sci-Tech University Zhejiang Province in China, my research area is parallel robotics.Now i am studying the labview softmotion for solidworks ,the important part of my thesis is Virtual Prototype skill,which is a charpter of my thesis,if you give me you MSN or MSN that is talking about or communicating the Labview softmotin for solidworks with other ,any reply will be apperciated ,looking forward your reply ,my chinese name is hanayng ,my address is , College of Mechanical Engineering and Automation ,Zhejiang Sci-Tech University 5 Second Avenue,Xiasha Higher Education Zone ,Hangzhou,China,310018,my email is hanyang19861017@163.com  ,my MSN Number is hanyang19861017@Hotmail.com,if you want to communicate with me about the skill of motion and softmotion for solidworks ,please add me ,thank you very much ,your friend hanyang,

0 Kudos
Message 7 of 11
(4,855 Views)

Please use the Job Opening and post a new thread, hanyang. Spamming random and sometimes old/dead threads will not help you much!

 

Since I'm answering the same on all your post about this topic, it looks like I'm also spammingSmiley Mad

 

So i'll stop now. Please post in the Job Openings instead.

Regards,
Even
_________________________________
Certified LabVIEW Associate Developer

Automated Test Developer
Topro AS
Norway
0 Kudos
Message 8 of 11
(4,845 Views)

It`s like my problem. I upgrade my  LabVIEW 9  to  LabVIEW 10 sp1 (because start using the CRIO-9075 instead the CRIO-9074).

Than, I try to compile again the FPGA VIs in LV10 (as the NI people told me to do), and it FAIL with the "Timing Violation Error".

What do I have to do?

When I opened the Error reasone, it send me to an ADD command into a loop that in a Structure like in the attached file.

What can I do with it?

Download All
0 Kudos
Message 9 of 11
(4,256 Views)

Hello tamirsh,

 

Thanks for posting in the Discussion Forums! I see that your code has quite a lot of logic on the while loop. Following the recommendations on the Fixing Timing Violations (FPGA Module) help file, you can reduce the long combinatorial paths by using pipelining or Using Single-Cycle Timed Loops to Optimize FPGA VIs (FPGA Module). I hope this helps.

Regards,
Daniel REDS
RF Systems Engineer

Help us grow.
If a post solves your question, mark it as The Solution.
If a post helps, give Kudos to it.
Message 10 of 11
(4,213 Views)