LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

FPGA VI refnums on front panel always force recompile

Noah, any ideas?

0 Kudos
Message 11 of 12
(265 Views)

I have been trying to reproduce the issue but I am not seeing it. What configurations do you have your Open FPGA VI reference? Do you have Dynamic mode turned on? Do you have any file conflicts in your project?

Noah | Applications Engineer | National Instruments
0 Kudos
Message 12 of 12
(256 Views)