LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

How can I share Clock via fpga ?

From cRIO NI 923*, we can choose 'Export Onboard Clock' checkbox to share the clock with other modules in the same chassis, while other modules (923*) can use the shared clock as the 'Master Timebase Source'.

 

Now, I have developed a generic module with clock export from DIO of module interface (Dsub 15), which in one slot, is there any solution that i can get this clock from other slot? Intuitively,  i need to create a wire through chassis FPGA connecting input IO of a slot and output IO of other slot.

 

Thanks a lot in advance

 

0 Kudos
Message 1 of 1
(2,306 Views)