LabVIEW

cancel
Showing results for 
Search instead for 
Did you mean: 

learning how to run labview vi on fpga target

Solved!
Go to solution

how to create a vi and run on the fpga target on labview ? what are the required toolkits/modules to install and the steps of creating a vi to run on fpga target

0 Kudos
Message 1 of 9
(3,456 Views)
Solution
Accepted by topic author Arpine_Soghoyan

Hello Wrang,

 

If you want to program FPGA targets from LabVIEW, you will need following:

- LabVIEW Smiley Wink

- LabVIEW FPGA Module

- Drivers for supported FPGA target (NI-RIO)

- in some cases you might need to have LabVIEW Real Time module (for example to work with ComactRIO)

 

To start working with FPGA targets, I would strongly recommed to go trough Getting Started manual for particular device. In general it is pretty much the same for all target, so you can have a look into Getting Started with CompactRIO and LabVIEW manual.

 

You also can find lot of documentation or examples on our web. For example, you can have a look on Create an FPGA Project and Application.

 

 

I hope you will enjoy to work with NI FPGA!!!

 

 

regards,

stefo

Certified-LabVIEW-Developer_rgb.jpg

0 Kudos
Message 2 of 9
(3,447 Views)

Hi Stefo,

Thanks for your previous answer.


I started my Labview FPGA programming and now I'm facing some problem; I have an IP integration node calling an external hdl code into labview fpga project that runs in a simulation mode (I don't have an actual target). the ip node is located on the consumer vi and on my host vi I would like to get the data from the consumer vi do some processing with it and return them back to a consumer vi. How is it possible to create such a feedback loop ? I wasn't able to find similar examples.



0 Kudos
Message 3 of 9
(3,381 Views)

In order to get you the best information I need you to answer some questions.

 

1) Are you using socketed clip to include your hdl. 

2) When you say consumer vi do you mean the vi running on the fpga?

3) Is your host vi running on your RT host?

 

Most of the time you would use FIFOs to transfer data between the FPGA and Host.  You would need to use one FIFO for each direction.

 

Jacob K

Jacob K
0 Kudos
Message 4 of 9
(3,358 Views)

I use IP integration node to connect to the verilog code.

I don't have actual FPGA target so whatever i do is on the simulation mode on the development computer.

yes when I say consumer vi it's the vi running on the fpga.

 

As I'm new in Labview FPGA I would like to have some ready to use examples that do the data transfer to and from fpga vi to the host vi using FIFOs to build my application on.

 

Thanks,

0 Kudos
Message 5 of 9
(3,349 Views)

There are hundreds of examples that ship within LabVIEW.  Look in the HELP menu and select FIND EXAMPLES....  Then search for BUFFERED AQUISITION.  Choose the DMA BUFFERED AQUISITION-cRIO.lvproj.  This is an example that clearly shows how to use fifos to transfer data between the FPGA and the Host vi.

 

Jacob K

Jacob K
0 Kudos
Message 6 of 9
(3,336 Views)

I already saw that example but it only shows how to transfer from fpga to host what about from the host to the fpga ?

0 Kudos
Message 7 of 9
(3,326 Views)

You would do it the exact opposite.  When setting up the fifo choose the proper direction.

 

Here is a link to where you can learn about the set up procedure:

http://zone.ni.com/devzone/cda/tut/p/id/4534

 

Jacob K

Jacob K
0 Kudos
Message 8 of 9
(3,319 Views)

thanks Jacob.

0 Kudos
Message 9 of 9
(3,310 Views)