Hi, everyone. I am trying to realize a low-pass FIR in verilog using vivado. After completing design I import IP from vivado to labview FPGA. After simulation, it indicates results are right. But when compiling, I found " compilation failed due to timing violations". And violation element shows it is the imported IP "fir", as shown in following figure. How should I improve its timing performance? Thanks everyone.
