LabVIEW FPGA Idea Exchange

cancel
Showing results for 
Search instead for 
Did you mean: 
--thatguy

Logic Operators and Arrays

Status: Completed
Included with LabVIEW FPGA 2012.

It would be nice to be able to use logic operators on arrays in Single Cycle Timed Loops.

  17863i0D7A4F514670B8AB

4 Comments
Lars.B
Member

Adding to that, it would also be very nice when you can e.g. compare two arrays directly with =.

And not have a similar picture as in the left.

 

In former LV-versions this was by the way no problem... interestingly a step backward.

Dragis
Active Participant

 

In former LV-versions this was by the way no problem... interestingly a step backward.


 

Lars, I don't believe LabVIEW has ever supported these nodes inside the SCTL, although it does outside. Did you see differently?

Dragis
Active Participant
Status changed to: In Beta
 
Dragis
Active Participant
Status changed to: Completed
Included with LabVIEW FPGA 2012.